Tentative EE 330 Daily Coverage and Reading Materials - Fall 2019

Suggested Reading Materials are listed on a weekly basis. Chapter references are to the Weste Harris test. See Table of Contents for specific sections.

Topics (exam dates not shown)

			Period	
Week	25-Aug	1		Chapter 1, Notes
			1	Electronic systems overview, economic opportunities
			2	Design approaches, yield and cost of semiconductor products Physical characteristics, soft faults
Week	1-Sep	2	5	Chapter 1 Notes
WOOK	1.000	-		Holiday
			4	Digital systems - basic gates, switch-level MOS models
			5	Digital systems - complex logic gates, pass transistor logic, Improved switch-Level MOS model
14/1-	0.0	0		Objection 4. Nation
vveek	8-Sep	3	6	Chapter 1, Notes Parameter extraction for Imp, switch-level model, propagation delay in logic, placement, stick diagrams
			7	Technology files, design rules, layout
			8	Fabrication technology, processing steps
Week	15-Sep	4		Chapter 1 Chapter 3, Chapter 6, Notes
			9	Fabrication technology, processing steps
			10	Interconnects - resistive and capacitive
Wook	22-Sen	5	11	Chapter 2 Chapter 6 Notes
Week	22-0ep	5	12	Devices/Device Models in semiconductor proceses - resistors, diodes
			13	Diode operation, diode model (diode equation), simplified diode models
			14	Exam 1
Week	29-Sep	6		Chapter 2, Chapter 3, Notes
			15	Diode applications, capacitor types and models, MOSFET operation
			16 17	MOSPET Operation - square law model, short channel model, BSIM model (briet)
Week	6-Oct	7	.,	Notes
			18	Small feature MOS processes, bipolar devices, operation, device models
			19	Bipolar process description - (vertical and lateral devices, JFET, diffused resistor, varactor, diode)
			20	Bipolar devices - JFET and Thyristors
Week	13-Oct	8	04	Notes
			21	Bipolar devices - JFET and Thyristors
			23	Amplification in transistor circuis
Week	20-Oct	9		Notes
			24	Amplification in transistor circuits
			25	Small-signal principles, ss equivalent circuits, ss diode model
Maal	07 Oct	10	26	Exam 2
week	27-000	10	27	NOLES Small-signal models of n-terminal devices MOSEET and BIT ss models
			28	Application of ss models, graphical analysis of nonlinear transistor circuits, comparison of MOS and BJT amplifiers
			29	Basic amplifier structures-CS/CE, CD/CC, CG/CB
Week	3-Nov	11		Notes
			30	High gain amplifiers - cascoding, cascading
			31	Current source biasing, darlington configuration
Week	10-Nov	12	32	Chanter 9 Notes
WCCK	101100	12	33	Differential amplifiers (brief), bipolar and MOS mappings
			34	Heirarchiacal digital design - behavioral, structural, physical, digital design flows
			35	Basic gates, charatristics of logic families
Week	17-Nov	13		Chapter 9, Notes
			36	Inverter pair, analysis of CMOS inverter
			38	Exam 3
Week	1-Dec	14	00	Chapter 4, Notes
			39	The Reference Inverter, sizing of gates
			40	Propagation delay in multiple levels of logic, asymetric overdrive, optimally driving large capacitive loads
14/	0.5	45	41	Optimally driving large capacitive loads
VVEEK	8-Dec	15	10	Unapter 4, Notes
			42	Sequential logic - latches, flip flops, shift registers, array logic, memory structures
			44	High frequency MOS model